



**FIG. 1**



**FIG. 2**



Serial-to-Parallel Receiver

FIG. 3




FIG. 4





FIG. 5



**FIG. 6**




FIG. 7




FIG. 8






FIG. 9

# Example Router





FIG. 10

# Receiver Eye Diagrams: 3.125-Gb/s

Backplane  
36-inches FR4  
No Equalization

Firewire  
25-foot IEEE 1394  
No Equalization



1200




FIG. 12

Backplane  
36-inches FR4  
Equalization  
 $a = 0.25$   
Eye Opening = 900mV

Firewire  
25-feet IEEE 1394  
Equalization  
 $a = 0.375$   
Eye Opening = 750mV

## Receiver Eye Diagrams: 3.125-Gb/s




FIG. 13A

FIG. 13B

FIG. 14 is a block diagram of a system 100 for processing an analog data signal 102 into a digital data signal 104. The system 100 includes an equalizer 1400 and a digital-to-analog converter 202.




FIG. 14




FIG. 15




FIG. 16






FIG. 17

FIG. 18 is a block diagram of a digital signal processing system 100. The system 100 includes an analog data signal input 102, a digital data signal input 104, a clock control block 708, a phase interpolator digital control block, and two parallel processing paths. Each path includes a sampler 1500, an FIR filter 1502, and a delay block 202. The clock control block 708 provides 0° and 180° clock signals to the samplers 1500. The phase interpolator digital control block provides a phase interpolator digital control signal to the delay blocks 202. The outputs of the two parallel paths are combined to produce a final output signal.

1800 →




FIG. 18




FIG. 19




FIG. 20




FIG. 21A


[illegible]

FIG. 21 B

# Adaptive equalizer control logic




FIG. 21C




FIG. 21D






FIG. 22





**FIG. 23**

2400



**FIG. 24**

2500

Step  
2404

Comparing a multi-level representation of  
the equalized samples with the quantized  
equalized samples

2502

Performing a least-means-squared  
operation on results of the comparison

2504

Adjusting an equalization coefficient with a  
result of the least-means-squared  
operation


2506

Repeating steps 2502 through 2506

2408

**FIG. 25**

2600




Step  
2404

Minimizing differences between post-  
transition sample amplitudes and steady  
state sample amplitudes of the samples

2602

**FIG. 26**



**FIG. 27**

2800




FIG. 28

2900




FIG. 29

3000




FIG. 30